Normally, when a bus bridge sees a transaction on just one bus that should be forwarded to the opposite, the first transaction will have to wait till the forwarded transaction completes just before a result is All set. Just one notable exception takes place in the situation of memory writes. https://nathanlabsadvisory.com/fisma/